Effect of multicycle instructions on the integer performance of the dynamically trace scheduled VLIW architecture [chapter]

Alberto Ferreira de Souza, Peter Rounce
<span title="">1999</span> <i title="Springer Berlin Heidelberg"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/2w3awgokqne6te4nvlofavy5a4" style="color: black;">Lecture Notes in Computer Science</a> </i> &nbsp;
Dynamically trace scheduled VLIW (DTSVLIW) architectures can be used to implement machines that execute code of current RISC or CISC instruction set architectures in a VLIW fashion, delivering instruction level parallelism (ILP) with backward code compatibility. This paper presents the effect of multicycle instructions on the performance of a DTSVLIW architecture running the SPECint95 benchmarks.
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1007/bfb0100690">doi:10.1007/bfb0100690</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/oqambrinkfa5bi5kg2olahvisy">fatcat:oqambrinkfa5bi5kg2olahvisy</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20040102144109/http://www.inf.ufes.br:80/~alberto/papers/desouza_rounce99c.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/2e/4b/2e4bd5b48fd4b185ba592015d93d35323d33fb01.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1007/bfb0100690"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> springer.com </button> </a>