A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2006; you can also visit <a rel="external noopener" href="http://tima.imag.fr/sls/documents/glsvlsi.pdf">the original URL</a>. The file type is <code>application/pdf</code>.
<i title="ACM Press">
<a target="_blank" rel="noopener" href="https://fatcat.wiki/container/cuck3arl5zcl5nv2jjpeyumj44" style="color: black;">Proceedings of the 10th Great Lakes Symposium on VLSI - GLSVLSI '00</a>
This paper illustrates an approach to design and validation of heterogeneous systems. The emphasis is placed on devices which incorporate MEMS parts in either a single mixed-technology (CMOS + micromachining) SOC device, or alternatively as a hybrid system with the MEMS part in a separate chip. The design flow is general, and it is illustrated for the case of applications embedding CMOS sensors. In particular, applications based on fingerprint recognition are considered since a rich variety of<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1145/330855.330950">doi:10.1145/330855.330950</a> <a target="_blank" rel="external noopener" href="https://dblp.org/rec/conf/glvlsi/MirCNCPZCJR00.html">dblp:conf/glvlsi/MirCNCPZCJR00</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/awxvh2hsazcfrjawmc34nj3r4y">fatcat:awxvh2hsazcfrjawmc34nj3r4y</a> </span>
more »... ensors and data processing algorithms can be considered. A high level multilanguage/multi-engine approach is used for system specification and co-simulation. This also allows for an initial high-level architecture exploration, according to performance and cost requirements imposed by the target application. Thermal simulation of the overall device, including packaging, is also considered since this can have a significant impact in sensor performance. From the selected system specification, the actual architecture is finally generated via a multi-language co-design approach which can result in both hardware and software parts. The hardware parts are composed of available IP cores. For the case of a single chip implementation, the most important issue of embedded-core-based testing is briefly considered, and current techniques are adapted for testing the embedded cores in the SOC devices discussed.
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20060926192927/http://tima.imag.fr/sls/documents/glsvlsi.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/a6/6d/a66d2e0f5e13787a7d2f0010cc050566d00b4a78.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1145/330855.330950"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> acm.org </button> </a>