New security threats against chips containing scan chain structures

Jean Da Rolt, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre
2011 2011 IEEE International Symposium on Hardware-Oriented Security and Trust  
Insertion of scan chains is the most common technique to ensure observability and controllability of sequential elements in an IC. However, when the chip deals with secret information, the scan chain can be used as back door for accessing secret (or hidden) information, and thus jeopardize the overall security. Several scan-based attacks on cryptographic functions have been described and showed the need for secure scan implementations. These attacks assume a single scan chain. However the
more » ... tion of large designs and restrictions in terms of test costs may require the implementation of many scan chains and additional test infrastructures for test response compaction. In this paper, we present a new generic scan attack that covers a wide range of industrial test infrastructures, including spatial response compressors.
doi:10.1109/hst.2011.5955005 dblp:conf/host/DaRoltNFR11 fatcat:2nmyf7qckjaqji6qeyo2d4b2ba