A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers

Chua-Chin Wang, Jian-Ming Huang, Hsian-Chang Cheng
2005 IEEE transactions on consumer electronics  
We present a novel implementation for 2K/8K dual-mode FFT (fast Fourier transform) for OFDM (orthogonal frequency division multiplexing) of DVB-T (Digital Video Broadcasting Terrestrial) receivers. Besides pipelining the FFT to reduce the area and enhance the data throughput, SDF (single-path delay feedback) butterfly units for radix-2 and radix-4 processing are adopted to resolve the power consumption difficulty and the P&R (place and route) problem. The SRAM is used in the butterfly units to
more » ... elax the auto-refreshing requirement if DRAM is used such that not only is the dynamic power saved, the timing control is also less stingy. The 2K/8K FFT comprises 5/6 cascaded stages of radix-4 and one stage of radix-2 butterfly units. The proposed design is carried out by 0.35 µm 2P4M CMOS process to verify the high processing 8 MHz rate with power dissipation as low as 535 mW at a 16 MHz system clock.
doi:10.1109/tce.2005.1405695 fatcat:l77igacjp5a4deatm27pggj6my