A Dynamically Reconfigurable Arithmetic Circuit For Complex Number And Double Precision Number

Haruo Shimada, Akinori Kanasugi
2009 Zenodo  
This paper proposes an architecture of dynamically reconfigurable arithmetic circuit. Dynamic reconfiguration is a technique to realize required functions by changing hardware construction during operations. The proposed circuit is based on a complex number multiply-accumulation circuit which is used frequently in the field of digital signal processing. In addition, the proposed circuit performs real number double precision arithmetic operations. The data formats are single and double precision
more » ... floating point number based on IEEE754. The proposed circuit is designed using VHDL, and verified the correct operation by simulations and experiments.
doi:10.5281/zenodo.1071677 fatcat:h6rzzsnfifhdxfz54boakyg5dy