BackSpace: Moving Towards Reality

Flavio M. De Paula, Marcel Gort, Alan J. Hu, Steven J. E. Wilton
2008 2008 Ninth International Workshop on Microprocessor Test and Verification  
In recent work, we proposed BackSpace, a new paradigm for using formal analysis, augmented with some onchip hardware, to support post-silicon debugging. BackSpace allows the chip to run at full speed, but then provides the effect of being able to run backwards from a crash or observed bug, computing a trace of exactly what led up to the problem. In the original paper, we presented the theoretical framework and some preliminary simulation results. This paper recapitulates the basics of the
more » ... basics of the theory and then presents our results moving BackSpace to a more realistic design: an OpenRISC 1200 processor implemented in hardware (FPGA). The result is successful, we can run simple software on the processor, at full speed, but then stop the chip at arbitrary states and back up for hundreds of cycles.
doi:10.1109/mtv.2008.22 dblp:conf/mtv/PaulaGHW08 fatcat:tntss6t53vhsdljlg2yn5rujle