FIFO power optimization for on-chip networks

Sudarshan Banerjee, Nikil Dutt
2004 Proceedins of the 14th ACM Great Lakes symposium on VLSI - GLSVLSI '04  
As the design community moves towards architecting multiprocessor systems-on-chip (MPSoC), it is widely believed that an on-chip interconnection network is potentially the best candidate to satisfy the high aggregate throughput needed by dozens of IP blocks. In this context, power (energy) estimation and reduction techniques for switches and links, the core components of an interconnection network, gain added significance. FIFO buffers are a key component of a majority of network switches
more » ... rs have been estimated to be the single largest power consumer for a typical switch in an on-chip network. In this report, we analyze energy-power characteristics of FIFOs for onchip networks and propose an optimization to reduce FIFO energy consumption in the context of an on-chip network. Our experimental results demonstrate promising reductions in energy consumptions (19-33% for 256 and 512 bit wide links). Furthermore, our approach yields increasing energy reduction for wider links that are very likely to be used in future on-chip networks.
doi:10.1145/988952.988998 dblp:conf/glvlsi/BanerjeeD04 fatcat:larhmk5jvzaodozt7ztvrfyzwa