Tile-based modular architecture for accelerating homomorphic function evaluation on FPGA

Mustafa Khairallah, Maged Ghoneima
2016 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)  
In this paper, a new architecture for accelerating homomorphic function evaluation on FPGA is proposed. A parallel cached NTT algorithm with an overall time complexity O( √ N log √ N ) is presented. The architecture has been implemented on Xilinx Virtex 7 XC7V1140T FPGA. achieving a 60% utilization ratio. The implementation performs 32-bit 2 16 -point NTT algorithm in 23.8µs, achieving speed-up of 2x over the state of the art architectures. The architecture has been evaluated by computing a
more » ... k of each of the AES and SIMON-64/128 on the LTV and YASHE schemes. The proposed architecture can evaluate the AES circuit using the LTV scheme in 4 minutes, processing 2048 blocks in parallel, which leads to an amortized performance of 117 ms/block, which is the fastest performance reported to the best of our knowledge.
doi:10.1109/mwscas.2016.7870149 dblp:conf/mwscas/KhairallahG16 fatcat:tbmbcwl7ifamnpl73ferfnuxjy