A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
A FPGA implementation of a DCT-based digital electrocardiographic signal compression device
Symposium on Integrated Circuits and Systems Design
The use of portable Electrocardiographic (ECG) recording devices is directly dependent on the amount of physical memory available. Common recording techniques using enough bit encoding at a normal sampling rate can take as much as 80 Mbytes of storing space for a whole 24-hour period. This paper describes a simpl$ed implementation of a Discrete Cosine Transform (DCT) algorithm for digital signal compression to be implemented on a Field Programmable Gate Array (FPGA) device. Theoretic
doi:10.1109/sbcci.2001.953002
fatcat:qttettxrpjcx5bsn65ab2wpuza