Area-power-delay trade-off in logic synthesis [article]

MRCM Michel Berkelaar, JFM Frans Theeuwen, WMG Wim Van Bokhoven, JAG Jochen Jess
1992
doi:10.6100/ir381129 fatcat:ibkgcrocurecdie5dlwsmhpyzy