The case for lifetime reliability-aware microprocessors

J. Srinivasan, S.V. Adve, P. Bose, J.A. Rivers
Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.  
Ensuring long processor lifetimes by limiting failures due to wear-out related hard errors is a critical requirement for all microprocessor manufacturers. We observe that continuous device scaling and increasing temperatures are making lifetime reliability targets even harder to meet. However, current methodologies for qualifying lifetime reliability are overly conservative since they assume worstcase operating conditions. This paper makes the case that the continued use of such methodologies
more » ... uch methodologies will significantly and unnecessarily constrain performance. Instead, lifetime reliability awareness at the microarchitectural design stage can mitigate this problem, by designing processors that dynamically adapt in response to the observed usage to meet a reliability target. We make two specific contributions. First, we describe an architecture-level model and its implementation, called RAMP, that can dynamically track lifetime reliability, responding to changes in application behavior. RAMP is based on state-of-the-art device models for different wearout mechanisms. Second, we propose dynamic reliability management (DRM) -a technique where the processor can respond to changing application behavior to maintain its lifetime reliability target. In contrast to current worst-case behavior based reliability qualification methodologies, DRM allows processors to be qualified for reliability at lower (but more likely) operating points than the worst case. Using RAMP, we show that this can save cost and/or improve performance, that dynamic voltage scaling is an effective response technique for DRM, and that dynamic thermal management neither subsumes nor is subsumed by DRM.
doi:10.1109/isca.2004.1310781 dblp:conf/isca/SrinivasanABR04 fatcat:r5zvt3wyd5glnfhhn7htomtjma