A scheduling and allocation method to reduce data transfer time by dynamic reconfiguration

Kazuhito Ito
2000 Proceedings of the 2000 conference on Asia South Pacific design automation - ASP-DAC '00  
In the era of deep submicron technology, wire delay on an LSI chip is becoming relatively larger than operation delay. Increase of execution speed by parallel processing may be limited due to the data transfer time between functional units. If we can dynamically reconfigure nearby functional units into desired operation type and execute operations on the reconfigured units, long data transfer is reduced and hence fast processing can be achieved. In this paper we propose a scheduling method to
more » ... termine static operation execution time and functional unit allocation to achieve fast signal processing by considering dynamic reconfiguration of functional units. Results show the effectiveness of the proposed method.
doi:10.1145/368434.368663 dblp:conf/aspdac/Ito00 fatcat:wsll5ekfg5dodnesfhbkizur7q