Retiming scan circuit to eliminate timing penalty
2012 13th Latin American Test Workshop (LATW)
Scan design has a performance penalty that affects the critical path delay by an added fanout at the origin and a multiplexer at the destination. This problem is outlined in a recent paper  , which also proposes a solution. The purpose of the present work is to provide a retiming solution. Retiming of a synchronous sequential circuit is a transformation that moves flipflops through combinational logic without altering the function. We move the destination flip-flop of a critical path
... ritical path backward through its scan multiplexer. This splits the flip-flop into three, one on each input of the multiplexer. First of these is the "original flip-flop" in the normal data path. The second, called "shadow flip-flop", appears only in the scan path. The third flip-flops from all critical paths are replaced by a single flip-flop that generates a delayed scan enable signal for controlling all retimed multiplexers. We further show how the fanout delay at the origin of a critical path can be eliminated by additional retiming. The use of the formally proven retiming transformations preserve both the function of the circuit and its scan operation without any change. The retimed scan, therefore, can test DC as well as delay faults. Benchmark results show further timing improvement and reduced hardware overhead compared to previously reported results .