A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Mapping Out a Path from Hardware Transactional Memory to Speculative Multithreading
2009
2009 18th International Conference on Parallel Architectures and Compilation Techniques
This research demonstrates that coming support for hardware transactional memory can be leveraged to significantly reduce the cost of implementing true speculative multithreading. In particular, it explores the path from eager conflict detection HTM to full support of efficient speculative multithreading, focusing on the case where frequent memory dependencies exist between speculative threads. The result is a unified memory architecture capable of effective support for transactional parallel workloads and efficient speculative multithreading.
doi:10.1109/pact.2009.37
dblp:conf/IEEEpact/PorterCT09
fatcat:4ldki34k4ncyjc4sfukl2gqbsy