Design of High Speed and Low Offset Dynamic Latch Comparator in 0.18 µm CMOS Process

Labonnah Farzana Rahman, Mamun Bin Ibne Reaz, Chia Chieu Yin, Mohammad Alauddin Mohammad Ali, Mohammad Marufuzzaman, Sefer Bora Lisesivdin
2014 PLoS ONE  
The cross-coupled circuit mechanism based dynamic latch comparator is presented in this research. The comparator is designed using differential input stages with regenerative S-R latch to achieve lower offset, lower power, higher speed and higher resolution. In order to decrease circuit complexity, a comparator should maintain power, speed, resolution and offset-voltage properly. Simulations show that this novel dynamic latch comparator designed in 0.18 mm CMOS technology achieves 3.44 mV
more » ... tion with 8 bit precision at a frequency of 50 MHz while dissipating 158.5 mW from 1.8 V supply and 88.05 mA average current. Moreover, the proposed design propagates as fast as 4.2 nS with energy efficiency of 0.7 fJ/ conversion-step. Additionally, the core circuit layout only occupies 0.008 mm 2 . Citation: Rahman LF, Reaz MBI, Yin CC, Ali MAM, Marufuzzaman M (2014) Design of High Speed and Low Offset Dynamic Latch Comparator in 0.18 mm CMOS Process. PLoS ONE 9(10): e108634.
doi:10.1371/journal.pone.0108634 pmid:25299266 pmcid:PMC4191981 fatcat:z2p7jbocbfgv5axrlm4pesv7ai