A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2019; you can also visit the original URL.
The file type is application/pdf
.
Multiprocessor System-on-Chip Prototyping Using Dynamic Binary Translation
[chapter]
2017
Handbook of Hardware/Software Codesign
Dynamic binary translation is a processor emulation technology that allows to execute in a very efficient manner a binary program for an instruction-set architecture A on a processor having instruction-set architecture B. This chapter starts by giving a rapid overview of the dynamic binary translation process and its peculiarities. Then, it focuses on the support for SIMD instruction and the translation for VLIW architectures, which bring upfront new challenges for this technology. Next, it
doi:10.1007/978-94-017-7267-9_20
fatcat:tm2sgvat2bfj7ps7d2hkxs23ja