A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2015; you can also visit the original URL.
The file type is application/pdf
.
Using an FPGA to accelerate pupil isolation in iris recognition
2010
2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers
Iris recognition is an important application in the Department of Defense and the Department of Homeland Security. An algorithm that is both accurate and fast in a hardware design that is small and transportable are crucial to the implementation of this tool. As part of an ongoing effort to meet these criteria, this paper improves a segment of the US Naval Academy's RED iris recognition algorithm, namely pupil isolation. We show a significant speed-up of pupil isolation by implementing this
doi:10.1109/acssc.2010.5757846
fatcat:hqlitehb7re3bn3tzpmzhcstxm