A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2006; you can also visit the original URL.
The file type is application/pdf
.
Delay-insensitive carry-lookahead adders
Proceedings Tenth International Conference on VLSI Design
Integer addition is one of the most important operations in digital computer systems because the performance of processors is significantly influenced by the speed of their adders. This paper proposes a delay-insensitive, carrylookahead adder in which the logic complexity is a linear function of n, the number of inputs, and the average computation time is proportional to the logarithm of the logarithm of n. We also show an economic implementation of this adder in CMOS technology.
doi:10.1109/icvd.1997.568098
dblp:conf/vlsid/ChengUTC97
fatcat:cw5zqxkewfdc7ds4xhuhl6n6ni