A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
Fast Polar Decoders: Algorithm and Implementation
2014
IEEE Journal on Selected Areas in Communications
Preserved Fulltext
Other Versions
Polar codes provably achieve the symmetric capacity of a memoryless channel while having an explicit construction. This work aims to increase the throughput of polar decoder hardware by an order of magnitude relative to the state of the art successive-cancellation decoder. We present an algorithm, architecture, and FPGA implementation of a gigabit-per-second polar decoder.
doi:10.1109/jsac.2014.140514
fatcat:abqxxurpszc3lo5pgxu3djrgme