K-ary n-cube based off-chip communications architecture for high-speed packet processors

J. Engel, T. Kocak
2005 48th Midwest Symposium on Circuits and Systems, 2005.  
A k-ary n-cube interconnect architecture is proposed, as an off-chip communications architecture for line cards, to increase the throughput of the currently used memory system. The k-ary n-cube architecture allows multiple packet processing elements on a line card to access multiple memory modules. The main advantage of the proposed architecture is that it can sustain current line rates and higher while distributing the load among multiple memories. Moreover, the proposed interconnect can scale
more » ... to adopt more memories and/or processors and as a result increasing the line card processing power. Our results portray that k-ary n-cube sustained higher incoming traffic load while keeping latency lower than its shared-bus competitor. 1903 0-7803-9197-7/05/$20.00 © 2005 IEEE. Authorized licensed use limited to: UNIVERSITY OF BRISTOL. Downloaded on July 9, 2009 at 05:55 from IEEE Xplore. Restrictions apply.
doi:10.1109/mwscas.2005.1594497 fatcat:hdx7hjifvjc7bpwzmirrjshy7u