A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Fault Tolerant Implementations of Delay-Based Physically Unclonable Functions on FPGA
2016
2016 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC)
Recent literature has demonstrated that the security of Physically Unclonable Function (PUF) circuits might be adversely affected by the introduction of faults. In this paper, we propose novel and efficient architectures for a variety of widely used delay-based PUFs which are robust against high precision laser fault attacks proposed by Tajik et al. in FDTC-2015. The proposed architectures can be used to detect run-time modifications in the PUF design due to fault injection. In addition, we
doi:10.1109/fdtc.2016.10
dblp:conf/fdtc/SahooPMC16
fatcat:dr67xs6yx5f33luee32g5dywku