A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2015; you can also visit the original URL.
The file type is application/pdf
.
A case for Refresh Pausing in DRAM memory systems
2013
2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)
DRAM cells rely on periodic refresh operations to maintain data integrity. As the capacity of DRAM memories has increased, so has the amount of time consumed in doing refresh. Refresh operations contend with read operations, which increases read latency and reduces system performance. We show that eliminating latency penalty due to refresh can improve average performance by 7.2%. However, simply doing intelligent scheduling of refresh operations is ineffective at obtaining significant
doi:10.1109/hpca.2013.6522355
dblp:conf/hpca/NairCQ13
fatcat:mdxxxpqkh5cktbhgkzlfsl2m2y