A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2021; you can also visit the original URL.
The file type is application/pdf
.
PathTracing: Raising the Level of Understanding of Processing Latency in Heterogeneous MPSoCs
2021
Proceedings of the 2021 Drone Systems Engineering and Rapid Simulation and Performance Evaluation: Methods and Tools Proceedings
Understanding and predicting response time is a major concern in most systems. However, the complexity of heterogeneous Multiprocessor Systems-on-Chips (MPSoCs) makes it difficult to provide early evaluation of system execution latency when executing parallel applications. In particular, knowledge about the factors that determine latency is a must in order to effectively drive system-level scheduling and applicative design decisions. In this paper, we aim at demonstrating that a novel knowledge
doi:10.1145/3444950.3447282
fatcat:a3rhkuehcvdlrirbd76f4rljj4