Low Power Domino Full Adder

Payal Soni, Shiwani Singh
2014 International Journal of Computer Applications  
With the advancement of technology, power consumption and higher speed becomes major concern for VLSI systems. In this paper, a new hybrid domino XOR is proposed and compared with existing domino XOR cell. As an application of proposed XOR cell, 1-bit full adder has been designed and compared with a full adder circuit using existing XOR cell. Both proposed designs XOR and full adder show better results in terms of power, delay and power-delay product. All the simulations have been performed on
more » ... 5nm technology using tanner EDA tool version 13.0. Keywords Domino, low power, PDP, XOR, XNOR and full adder.
doi:10.5120/16255-5866 fatcat:oacooihuivc55ddjqm3sajctqm