Sizing of Processing Arrays for FPGA-Based Computation

Tom VanCourt, Martin Herbordt
2006 2006 International Conference on Field Programmable Logic and Applications  
Computing applications in FPGAs are commonly built from repetitive structures of computing and/or memory elements. In many cases, application performance depends on the degree of parallelism -ideally, the most that will fit into the fabric of the FPGA being used. Several factors complicate determination of the largest structure that will fit the FPGA: arrays that grow polynomially and trees that grow exponentially, coupled structures that grow in different polynomial order, multiple design
more » ... eters controlling different aspects of the computing structure, and interlocked usage of different hardware resources. Combined with resource usage that depends on application-specific data elements and arithmetic details, these factors defeat any simple approach for scaling the computing structures up to the FPGA's capacity. We present an analytic framework for maximizing FPGA utilization, including features for efficient exploration of array size alternatives. We also report on design tools containing extensions that support automated sizing of FPGA-based computation arrays.
doi:10.1109/fpl.2006.311307 dblp:conf/fpl/CourtH06a fatcat:lohhka7p4zaldnwofchnvoavje