A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is application/pdf.
Methodology for Hardware testing of an Application Specific Integrated Circuit (ASIC)
2022
Journal of Pharmaceutical Negative Results
Preserved Fulltext
The paper demonstrates an efficient process flow for the Hardware Testing of an ASIC (Application Specific Integrated Circuit). The procedure is implied on Comparator, ADC (Analog-to-Digital) and Present Cipher Crypto ASIC. This involves the testing functionality of an Analog, Digital and Mixed Signal design ASIC. The results obtained during functional testing are verified through simulations on Cadence, in case of comparator and ADC ASIC, and vivado in case of Crypto ASIC. The method gives
doi:10.47750/pnr.2022.13.s06.262
fatcat:z5q6upl5i5gtxpt2wnoex2j44u