A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit <a rel="external noopener" href="http://www.mecs-press.org/ijmecs/ijmecs-v7-n11/IJMECS-V7-N11-4.pdf">the original URL</a>. The file type is <code>application/pdf</code>.
<i title="MECS Publisher">
<a target="_blank" rel="noopener" href="https://fatcat.wiki/container/e2edi7vsvnbf3nx6iy25ioadxe" style="color: black;">International Journal of Modern Education and Computer Science</a>
This paper proposes a new 4×4 reversible logic gate which is named as MOG. Reversible gates are logical basic units, having equal number of input and output lines, which can reduce power dissipation in digital systems design through their reversibility feature; because there is a one-to-one corresponding between their input and outputs vectors. The most significant aspect of the MOG gate is that it is a universal gate and has the ability of calculating any logical function on its own. We have<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.5815/ijmecs.2015.11.04">doi:10.5815/ijmecs.2015.11.04</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/6u3o3p4vffgjvgwzppj4jmgnsu">fatcat:6u3o3p4vffgjvgwzppj4jmgnsu</a> </span>
more »... so proposed quantum representation of the MOG gate with optimal quantum cost equal to 11. Then, it has been proved that MOG gate can be used to produce a cost efficient reversible full adder/subtractor cell in terms of reversible and quantum metrics. The proposed reversible full adder/subtractor design using MOG gate is a completely optimized circuit in terms of the number of reversible gates, the number of constant inputs, and the number of garbage outputs because it can work with the minimum possible amounts of these reversible metrics. Additionally, it is more efficient than the existing counterparts in terms of quantum cost. The full adder/subtractor cell is an important circuit in VLSI and digital signal processing applications. A lot of works have been done toward designing reversible full adder/subtractors in the literature; but there is no an optimized design with quantum implementation. To prove the applicability of the proposed design in large processing scales, we have constructed 8-bits reversible ripple carry full adder/subtractor circuit using MOG gates. Results have shown the superiority of our proposed design compared with other 8-bits similar designs.
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170808221108/http://www.mecs-press.org/ijmecs/ijmecs-v7-n11/IJMECS-V7-N11-4.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/27/13/2713c09ede81da93ef58a91701654114c3782ea3.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.5815/ijmecs.2015.11.04"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="unlock alternate icon" style="background-color: #fb971f;"></i> Publisher / doi.org </button> </a>