A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2016; you can also visit the original URL.
The file type is
Melecon 2010 - 2010 15th IEEE Mediterranean Electrotechnical Conference
This paper proposes a fast adder structure for Xilinx Virtex-5 FPGAs. The generic n-bit adder is split into two n/2-bit adders. The portion which computes the n/2 most significant sum bits receives the carry input signal from a purpose-designed fast carry generator instead of the n/2-bit adder generating the least significant sum bits. This allows outperforming the ripple carry adders implemented in the chosen FPGA family. The fast carry chain propagation is reached by optimizing the use ofdoi:10.1109/melcon.2010.5476275 fatcat:j5bii6crmbaapl6z5cqm5m5wua