An efficient 3D reluctance extractor for on-chip interconnects

Shan Zeng, Wenjian Yu, Xianlong Hong, Zeyi Wang
2006 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings  
1 Partial reluctance based circuit analysis is efficient in capturing on-chip inductance effect, for its better locality than the partial inductance. But few previous works on reluctance extraction took the high frequency effect into account or were efficient enough for 3D complex structure. In this paper, a new reluctance extraction algorithm is presented considering the high frequency effect. Numerical results demonstrate our algorithm can handle complex 3D interconnect structures with high
more » ... curacy, and hundreds of speed-up ratio over FastHenry.
doi:10.1109/icsict.2006.306251 fatcat:c2atzkixbbfodogexkv5mij4aq