Comparative Study of Op-Amp-based Integrators Suitable for Fractional -Order Controller Design

Norbert Herencsar, Aslihan Kartci, Hacer A. Yildiz, Roman Sotner, Jan Dvorak, David Kubanek, Jan Jerabek, Jaroslav Koton
2019 2019 42nd International Conference on Telecommunications and Signal Processing (TSP)  
IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. HERENCSÁR, N.; KARTCI, A.; YILDIZ, H. A.; ŠOTNER, R.; DVOŘÁK, J.; KUBÁNEK, D.; JEŘÁBEK, J.; KOTON, J., "Comparative Study
more » ... f Op-Amp-based Integrators Suitable for Fractional-Order Controller Design", Abstract-In this paper, a fractional-order capacitor (FOC) of an order Ȝ = 0.89 (i.e. constant phase angle -80.1 degree) was emulated via Valsa RC network with five branches. The network component values were optimized using modified least squares quadratic method in a wide frequency range of 100 mHz-1 kHz (i.e. 4 decades) and maximum relative phase error 0.78% was obtained. The design specification corresponds to a speed control system of an armature controlled DC motor, which is often used in control theory. Overall performance evaluation shows the product of evaluated key features (e.g. phase angle deviation and absolute values of relative phase, impedance, and pseudocapacitance errors) for the optimized FOC is 13.3% less than the one obtained via Valsa approximation. The behavior of Op-Amp-based non-inverting configurations of analogue fractional-order integral operator s -λ employing the optimized FOC, where 0 < Ȝ< 1, is compared. The behavior of studied integrator circuits is confirmed by SPICE simulations using the readily available Texas Instruments TL072 low-noise Op-Amp macromodel, which is commonly used in electronics.
doi:10.1109/tsp.2019.8768843 dblp:conf/tsp/HerencsarKYSDKJ19 fatcat:xx22vs4odbgwbiq3w6thfcqyy4