A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2009; you can also visit the original URL.
The file type is
48th Midwest Symposium on Circuits and Systems, 2005.
Controlling the delay and the transition time of the clock signal in the presence of various noise sources, process parameter variations and environmental effects represents a fundamental problem in the design of high speed synchronous circuits. The effects of parameter variations and crosstalk noise on the clock signal propagating along an H-tree clock distribution network are investigated in this paper. In particular, the effects of variations in power supply ( ¢ ¡ £ ¡ ), temperature, anddoi:10.1109/mwscas.2005.1594159 fatcat:a62llvpyxnauzbfr7mxwvwmma4