Design Challenges in Hardware Development of Time-Sensitive Networking: A Research Plan

Adnan Ghaderi, Masoud Daneshtalab, Mohammad Ashjaei, Mohammad Loni, Saad Mubeen, Mikael Sjödin
2019 CPS Summer School  
Time-Sensitive Networking (TSN) is a set of ongoing projects within the IEEE standardization to guarantee timeliness and low-latency communication based on switched Ethernet for industrial applications. The huge demand is mainly coming from industries where intensive data transmission is required, such as in the modern vehicles where cameras, lidars and high-bandwidth modern sensors are connected. The TSN standards are evolving over time, hence the hardware needs to change depending upon the
more » ... ifications. In addition, high performance hardware is required to obtain a full benefit from the standards. In this paper, we present a research plan for developing novel techniques to support a parameterized and modular hardware IP core of the multi-stage TSN switch fabric in VHSIC (Very High Speed Integrated Circuit) Hardware Description Language (VHDL), which can be deployed in any Field-Programmable-Gate-Array (FPGA) devices. We present the challenges on the way towards the mentioned goal.
dblp:conf/cpsschool/GhaderiDALMS19 fatcat:6ie5k7gw2favrf6xxlvup5dcrq