Polychronous controller synthesis from MARTE CCSL timing specifications

Huafeng Yu, Jean-Pierre Talpin, Loic Besnard, Thierry Gautier, Herve Marchand, Paul Le Guernic
2011 Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011)  
The UML Profile for Modeling and Analysis of Real-Time and Embedded systems (MARTE) defines a mathematically expressive model of time, the Clock Constraint Specification Language (CCSL), to specify timed annotations on UML diagrams and thus provides them with formally defined timed interpretations. Thanks to its expressive capability, the CCSL allows for the specification of static and dynamic properties, of deterministic and non-deterministic behaviors, or of systems with multiple clock
more » ... ltiple clock domains. Code generation from such multiclocked specifications (for the purpose of synthesizing a simulator, for instance) is known to be a difficult issue. We address it by using the approach of controller synthesis. In our framework, a timed CCSL specification is regarded as a property whose satisfaction should be enforced for any UML diagram carrying it as annotation. To do so, CCSL statements are first translated into dynamical polynomial systems. Such systems can be manipulated using the model-checker Sigali to synthesize an executable property (a controller) which enforces the satisfaction of the specified timing constraints on the UML diagram with which it is executed.
doi:10.1109/memcod.2011.5970507 dblp:conf/memocode/YuTBGMG11 fatcat:xfpfmp4byjgtzpwereufyh2mxm