Simulation and Synthesis of Majority Logic Decoder/Detector for EG-LDPC Codes

Chinna Babu.J, S.Prathyusha S.Prathyusha, V. Usha sree
2014 International Journal of Computer Applications  
In this paper, a technique was proposed to protect memory cells, which are more susceptible to soft errors. These memory cells are to be protected with effective error correction codes. MLD codes are suitable for memory applications because of their ability to correct large number of errors. Conversely, they increase the average latency of the decoding process because it depends upon the code size that impacts memory performance. A method was proposed as majority logic decoder/detector of
more » ... ean geometry low density parity check codes(EG-LDPC).BUT this MLDD reduces the decoding time, memory access time and area utilization. In this brief, we obtain the application of MLDD to a class of EG-LDPC. The simulation results show that MLDD consumes less area and speed of execution is high for error detection and correction. On comparison with MLD, MLDD provides high speed of operation with reduced execution time, decreased area and high performance. General Terms Code word, Low density parity check codes (LDPC), Majority logic decoder (MLD), Majority logic decoder/detector (MLDD) Keywords Error correcting codes, Euclidean geometry low density parity check codes (EG-LDPC), majority logic decoder/detector (MLDD).
doi:10.5120/18225-9376 fatcat:lqh25pcqsbfsjmwubsdw22cnum