Experience with a clustered parallel reduction machine

M Beemster, P.H Hartel, L.O Hertzberger, R.F.H Hofman, K.G Langendoen, L.L Li, R Milikowski, WG Vree, H.P Barendregt, J.C Mulder
1993 Future generations computer systems  
A clustered architecture has been designed to exploit divide and conquer parallelism in functional programs. The programming methodology developed for the machine is based on explicit annotations and program transformations. It has been successfully applied to a number of algorithms resulting in a benchmark of small and medium size parallel functional programs. Sophisticated compilation techniques are used such as strictness analysis on non-flat domains and RISC and VLIW code generation.
more » ... l jobs are distributed by an efficient hierarchical scheduler. A special processor for graph reduction has been designed as a basic building block for the machine. A prototype of a single cluster machine has been constructed with stock hardware. This paper describes the experience with the project and its current state.
doi:10.1016/0167-739x(93)90011-d fatcat:ank45yd6czgm5hmbfoaqws33mm