A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2016; you can also visit the original URL.
The file type is
2008 IEEE Radio Frequency Integrated Circuits Symposium
This paper describes a 2.1-GHz CMOS frontend with a single-ended low noise amplifier (LNA) and a double balanced, current-driven passive mixer. The LNA features an on-chip transformer load to perform singleended to differential conversion. Implemented in a 0.13 um CMOS process, it achieves 30 dB conversion gain, a low noise figure of 3.1 dB, a 40 kHz 1/f noise corner, an in-band IIP3 of -12 dBm and IIP2 better than 39 dBm, while consuming only 12 mW from a 1.5V power supply.doi:10.1109/rfic.2008.4561449 fatcat:q6xpmqwgmrec5mn3fi6ts7duw4