Hardware Specification Generated from Estelle [chapter]

Jacek Wytrębowicz
1996 IFIP Advances in Information and Communication Technology  
A specification written in the ISO standardized Estelle language can be translated into the standard hardware description language VHDL. In this paper we present such a translator and we discuss an example of its application. The Estelle formal description technique is used for specification and validation of communication protocols. VHDL is considered as an intermediate step, using of the existing simulation and synthesis tools.
doi:10.1007/978-0-387-34892-6_27 fatcat:w3v7s5nffrf3lpijmol736hwiq