Internet Archive Scholar

FPGA implementation of a median filter

G.L. Bates, S. Nooshabadi
TENCON '97 Brisbane - Australia. Proceedings of IEEE TENCON '97. IEEE Region 10 Annual Conference. Speech and Image Technologies for Computing and Telecommunications (Cat. No.97CH36162)  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (342.2 kB)
https://web.archive.org/web/20170808140022/http://read.pudn.com/downloads152/doc/project/662814/Digital%20Filter%20implementation%20by%20FPGA/FPGA%20Implementation%20of%20a%20Median%20Filter.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL. The file type is application/pdf.

The median filter is an effective device for the removal of impulse-based noise on video signals. This is due to the partial averaging effect of the median filter and its biasing of the input stream, rather than straight mathematical averaging. In this paper, we describe three realizations of median filter, built into as few as one Field programmable logic device, which is capable of processing an incoming video data stream at a maximum (programmable logic device partially dependent) of around
more » ... 0 MS/s. In total, four designs are considered, with a primary design, two variations on the primary design and an asynchronous version based on the primary design. Simulation of the primary design (both synchronous and asynchronous) has demonstrated its potential for reducing the area requirements of a median filter whilst not sacrificing either speed or accuracy.
doi:10.1109/tencon.1997.648210 fatcat:2kkruiiqbrbo7kbmeupyhubb2i
Citation

G.L. Bates, S. Nooshabadi. "FPGA implementation of a median filter." TENCON '97 Brisbane - Australia. Proceedings of IEEE TENCON '97. IEEE Region 10 Annual Conference. Speech and Image Technologies for Computing and Telecommunications (Cat. No.97CH36162)