STV-Cache

Kimish Patel, Luca Benini, Enrico Macii, Massimo Poncino
2006 Proceedings of the 16th ACM Great Lakes symposium on VLSI - GLSVLSI '06  
We propose a low-leakage cache architecture based on the observation of the spatio-temporal properties of data caches. In particular, we exploit the fact that during the program lifetime a few data values tend to exhibit both spatial and temporal locality in cache, i.e., values that are simultaneously stored by several lines at the same time. Leakage energy can be reduced by turning off those lines and storing these values in a smaller, separate memory. In this work we introduce an architecture
more » ... that implements such a scheme, as well as an algorithm to detect these special values. We show that by using as few as four values we can achieve 18.45% leakage energy savings, with an additional 13.85% reduction of dynamic energy as a consequence of a reduced average cache access cost.
doi:10.1145/1127908.1128000 dblp:conf/glvlsi/PatelBMP06 fatcat:hihqlsf35vejnosrpqt7ow67zi