High-Level Synthesis in the Delft Workbench Hardware/Software Co-design Tool-Chain

Razvan Nane, Vlad Mihai Sima, Cuong Pham Quoc, Fernando Goncalves, Koen Bertels
2014 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing  
High-Level Synthesis (HLS) is an automated design process that deals with the generation of behavioral hardware descriptions from high-level algorithmic specifications. The main benefit of this approach is that ever-increasing system-on-chip (SoC) design complexity and ever-shorter time-to-market can still be both manageable and achievable. This advantage, coupled with the increasing number of available heterogeneous platforms that loosely couple general-purpose processors with
more » ... e Gate Array (FPGA)-based co-processors, led to an increasing attention for HLS tool development and optimization from both the academia as well as the industry. However, in order for HLS to fully reach its potential, it is imperative to look simultaneously at local HLS optimizations as well as to HLS system-level integration and design space exploration issues. In this paper, we present the Delft Workbench tool-chain that takes C-code as input and generates, in a semiautomatic way, a complete system. Subsequently, we describe the design and output code optimization of the DWARV 3.0 HLS compiler using the CoSy compiler framework. Based on this experience, we provide an overview of similarities and differences in leveraging this commercial compiler framework to build a hardware compiler as opposed to building a software compiler. Finally, we report speedups up to 3.72x at application level and development times measurable in hours rather than weeks.
doi:10.1109/euc.2014.28 dblp:conf/euc/NaneSPGB14 fatcat:elr5fcxj6bec7btbpuywsvnfnq