A new circuit simplification method for error tolerant applications

Doochul Shin, S K Gupta
2011 2011 Design, Automation & Test in Europe  
Starting from a functional description or a gate level circuit, the goal of the multi-level logic optimization is to obtain a version of the circuit that implements the original function at a lower cost. For error tolerant applicationsimages, video, audio, graphics, and games -it is known that errors at the outputs are tolerable provided that their severities are within application-specified thresholds. In this paper, we perform application level analysis to show that significant errors at the
more » ... ircuit level are tolerable. Then we develop a multi-level logic synthesis algorithm for error tolerant applications that minimizes the cost of the circuit by exploiting the budget for approximations provided by error tolerance. We use circuit area as the cost metric and use a test generation algorithm to select faults that introduce errors of low severities but provide significant area reductions. Selected faults are injected to simplify the circuit for the experiments. Results show that our approach provides significant reductions in circuit area even for modest error tolerance budgets.
doi:10.1109/date.2011.5763248 dblp:conf/date/ShinG11 fatcat:pgilkoupyjcw7bcuudtovip6eu