A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
A new circuit simplification method for error tolerant applications
2011
2011 Design, Automation & Test in Europe
Starting from a functional description or a gate level circuit, the goal of the multi-level logic optimization is to obtain a version of the circuit that implements the original function at a lower cost. For error tolerant applicationsimages, video, audio, graphics, and games -it is known that errors at the outputs are tolerable provided that their severities are within application-specified thresholds. In this paper, we perform application level analysis to show that significant errors at the
doi:10.1109/date.2011.5763248
dblp:conf/date/ShinG11
fatcat:pgilkoupyjcw7bcuudtovip6eu