Multi-Story Power Distribution Networks for GPUs

Qixiang Zhang, Liangzhen Lai, Mark Gottscho, Puneet Gupta
2016 Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)   unpublished
High-performance chips require many power pins to support large currents, which increases fabrication cost, limits scalability, and degrades power efficiency. Multi-story serial power distribution networks (PDNs) are a promising approach to reducing pin counts and power losses. We study the feasibility of 2-story PDNs for graphics processing units (GPUs). These PDNs use either an auxiliary off-chip regulator or integrated on-die supercapacitors to stabilize the virtual rail voltage. Static SIMT
more » ... thread scheduling (SSTS) and dynamic current compensation (DCC) can reduce transient impedance mismatch when the auxiliary regulator is omitted. Simulation results show that compared to a traditional 1-story design, our 2-story GPU architectures can reduce the required number of core power pins by up to 2X, power losses in the PDN by up to 3.6X, and/or maximum voltage swing by up to 2X without any performance degradation. Our results demonstrate the efficiency and cost advantages of multistory PDNs for GPUs without any impact on performance.
doi:10.3850/9783981537079_0900 fatcat:lc5kpe7ezndhtctpkrfrvvjwxi