0 different hardware structures of a s i g n l i p block least-mean-square (LMS) algorithm for an adaptive pre-emphasis in a backplane transceiver have been implemented in Verilog targeting the TSMC 0.18mm CMOS technology. Functional models and Matlab code have been developed to simulate a transceiver system for both structures. A pulse amplitude modulated four-level (4-PAM) signaling technique is used in the Matlab simulation. Results show that the proposed parallel adaptation engine is four

more »

... mes faster than the published round-robin adaptation engine in terms of coefficient update rate with comparable hardware. Both circuits prove that digital CMOSPl8 standard cells eau be used directly to achieve 625 M H z timing constraints. A custom circuit is not needed to implement the digital adaptation algorithm for the analog adaptive pre-emphasis up to 625 MHz.