An Architecture of Area-Effective High Radix Floating-Point Divider with Low Power Consumption

Yuheng Yang, Qing Yuan, Jian Liu
2021 IEEE Access  
In this paper, a novel architecture of area-effective high-radix floating-point divider with low power consumption is proposed. By extending the principle of the standard SRT algorithm, the divider can estimate the partial quotient digits by a simpler circuit and tolerate certain calculation errors in each recurrence cycle. In addition, the accumulation of errors in the recurrence process can be eliminated automatically without additional calculation cycle. The latency and area cost of the
more » ... er are linear with the radix number, which solves the problem that the quotient digits selection tables in high-radix divider have high area cost. Base on the proposed architecture a single-precision floating-point divider is implemented, which has an area of 6037.20um 2 in 65nm process. The dynamic power consumption of the divider is only 0.848mW at 250MHz. Compared with other dividers reported in the literature, the area cost can be reduced by about 90% with the same computation precision and performance. INDEX TERMS High-radix, division, SRT, quotient-digits-selection. YUHENG YANG received the Ph.D. degree in communication engineering from the
doi:10.1109/access.2021.3065063 fatcat:pz3sqfl3kzh4dhy25jcmxkqoqq