A reconfigurable design-for-debug infrastructure for SoCs

M. Abramovici, P. Bradley, K. Dwarakanath, P. Levin, G. Memmi, D. Miller
2006 Proceedings - Design Automation Conference  
In this paper we present a Design-for-Debug (DFD) reconfigurable infrastructure for SoCs to support at-speed in-system functional debug. A distributed reconfigurable fabric inserted at RTL provides a debug platform that can be configured and operated post-silicon via the JTAG port. The platform can be repeatedly reused to configure many debug structures such as assertions checkers, transaction identifiers, triggers, and event counters.
doi:10.1109/dac.2006.238683 fatcat:3fl4qqsutjd3te6jleaw5o6wgu