A serial-parallel architecture for two-dimensional discrete cosine and inverse discrete cosine transforms

Hyesook Lim, V. Piuri, E.E. Swartzlander
2000 IEEE transactions on computers  
AbstractÐThe Discrete Cosine and Inverse Discrete Cosine Transforms are widely used tools in many digital signal and image processing applications. The complexity of these algorithms often requires dedicated hardware support to satisfy the performance requirements of hard real-time applications. This paper presents the architecture of an efficient implementation of a two-dimensional DCT/IDCT transform processor via a serial-parallel systolic array that does not require transposition.
doi:10.1109/12.895848 fatcat:mfvcq5pmvzep7g2y5zmi7zon7q