A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf
.
A computational model for SAT-based verification of hardware-dependent low-level embedded system software
2013
2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)
HW/SW Model Flow Advantages of Model Experiment Conclusion / Future Work 2 Content Embedded System Close interaction between HW and SW Examples: drivers, communication structures Goal Formal verification (FV) of combined HW/SW behavior Objective of this work Computational model and algorithms for FV of hardware-dependent, low-level software Motivation
doi:10.1109/aspdac.2013.6509684
dblp:conf/aspdac/SchmidtVBSWK13
fatcat:ch62gwfgbnasdfyctkkgedit24