Automated Design Space Exploration for DSP Applications

Ramsey Hourani, Ravi Jenkal, W. Rhett Davis, Winser Alexander
2008 Journal of Signal Processing Systems  
We present a performance analysis framework that efficiently generates and analyzes hardware architectures for computationally intensive signal processing applications. Our framework synthesizes designs from a high level of abstraction into well-constructed and recognizable hardware structures that perform well in terms of area, throughput and power dissipation. Cost functions provided by our framework allow the user to reduce the design space to a set of efficient hardware architectures that
more » ... et performance constraints. We utilize our framework to estimate hardware performance using a set of pre-synthesized mathematical cores which expedites the synthesis process by approximately 14 fold. This reduces the architectural generation and hardware synthesis process from days to several hours for complex designs. Our work aims at performing hardware optimizations at the architectural and arithmetic levels, relieving the user from manually describing the designs at the RTL and iteratively varying the hardware architectures. We illustrate the efficiency and accuracy of our framework by generating finite impulse response (FIR) filter structures used in several signal processing applications such as adaptive equalizers and quadrature mirror filters. The results show that hardware filter structures generated by our framework can achieve, on average, a 3 fold increase in power efficiency when compared to manually constructed designs.
doi:10.1007/s11265-008-0226-2 fatcat:angbfbzirjf5fha24fcolofgzq