An Interleaved Full Nyquist High-Speed DAC Technique

Erik Olieman, Anne-Johan Annema, Bram Nauta
2015 IEEE Journal of Solid-State Circuits  
A 9-bit 11GS/s DAC is presented that achieves an SFDR of more than 50dB across Nyquist and IM3 below -50dBc across Nyquist. The DAC uses a two-times interleaved architecture to suppress spurs that typically limit DAC performance. Despite requiring two current-steering DACs for the interleaved architecture, the relative low demands on performance of these sub-DACs imply that they can be implemented in an area and power efficient way. Together with a quad-switching architecture to decrease
more » ... on the power supply and bias generation and employing the multiplexer switches in triode, the total core area is only 0.04mm 2 while consuming 110mW from a single 1.0V supply.
doi:10.1109/jssc.2014.2387946 fatcat:foxe74sa75hodioxee7tkgkk4y