A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is
International Research Journal of Engineering and Technology
This paper work is entirely focused on implementation of 32-bit polar encoder by using the algorithm based on FFT (Fast Fourier Transform) method. Associated theory of Polar code and related architecture and application is briefly described in this paper. In this paper FFT algorithm for constructing Polar Encoder is highlighted in one of subsection. Polar encoder design is mainly targeted for Xilinx spartan6 FPGA (field programmer gate array) and designed using Verilog HDL (Hardware Descriptionfatcat:zisal66klfdyhghh34lr5f7yg4